

# An Approach for Small-Signal Models for RF on CMOS Application with Consideration of Substrate Influence

Karl-Heinz Rooch<sup>†</sup>, André Lerch<sup>†</sup>,  
Roland Stenzel<sup>††</sup>, and Wilfried Klix<sup>†††</sup>

<sup>†</sup> AMI Semiconductor GmbH Dresden

<sup>††</sup> Department of Electrical Engineering, University of Applied Sciences, Dresden

<sup>†††</sup> Department of Electrical Engineering, Technical University Dresden

*E-mail* : {rooch, lerch}@amis.de, stenzel@et.htw-dresden.de, and klix@iee.et.tu-dresden.de

## ABSTRACT

Utilizing a tuned 2D/3D simulation, a physics based small signal model including the substrate effect is proposed for accurately predicting the RF performance of  $0.35\mu\text{m}$  Standard CMOS devices. The calculation is based on the drift diffusion model and specifically by using of Mock's procedure. With the aid of postprocessing the small signal behavior was determined and the equivalent circuit elements of the intrinsic and the parasitic part of the MOSFET were calculated. The calculated data and elements of the equivalent circuit model are computed in the range from 1GHz to 100GHz. The data shows the transformation of the MOSFET from an active element to a passive element.

**Keywords:** *physical device simulation, semiconductor device modeling, RF-CMOS parasitics*

## 1. Introduction

The growing market of communication products demands low cost circuits. That is why the microelectronics industry is concentrating on the design and development of systems that include the digital baseband subsystem and the analog/RF front-end in a single chip.

Advances in CMOS process technology have continued to reduce the minimum channel length of the MOS device, consequently increasing the unity gain cut off frequency,  $f_T$ , of the transistors. Now  $f_T$ 's exceed 100GHz [1]. The focal point is put on CMOS technology due to its low cost compared to its bipolar counterpart. CMOS technology allows to unite the issues of RF analog and baseband digital circuit integration in the same silicon chip. The most critical part of such a system is the RF front-end which mainly defines the quality of received/transmitted signals. The design of monolithic RF-CMOS circuits has been the subject of recent research efforts [2]-[6]. A handicap for the realization of commercial RF components in a standard CMOS technology is the lack of models that accurately predict the MOS device behavior at high frequencies and also consider the influence at the substrate. The small-signal equivalent circuit model for the intrinsic Si MOSFET with contact and wire parasitics is already described [7, 8] and the investigation of the substrate influence

has begun [9]-[11].

Layout differences between simple MOS and RF MOS transistors cause modifications of bulk effects. With the method of Kolding [12] to include bulk straps and to divide a RF transistor into clusters, it may be possible to obtain scalable RF CMOS models.

Contemporary models are based upon accurate parameter extraction approaches including S-parameter measurements and Y-parameter analysis. This implies the realization of a plurality of test structures together with a proper de-embedding method. A faster way to obtain these elements is with a physical device simulation using a tuned simulator.

During the last years, computer performance has risen to a level where 3D simulation of sub-micron elements is more effective [13, 14].

This paper describes a method to determine the resistances between source/drain junctions and the substrate contacts using a 2D/3D dimensional simulator.

## 2. The Simulator

For our simulations we used the 2D/3D numerical simulator SIMBA [15, 16] SIMBA is based on two and three-dimensional solutions of the Poisson equa-

tion

$$\nabla \cdot (\epsilon \nabla \varphi) = -e (p - n + N_D^+ - N_A^-) \quad (1)$$

( $N_D^+$ ,  $N_A^-$  are the ionized donor and acceptor densities),

the continuity equations for holes and electrons:

$$\nabla \cdot \mathbf{J}_p = -e \left( R - G + \frac{\partial p}{\partial t} \right) \quad (2)$$

$$\nabla \cdot \mathbf{J}_n = e \left( R - G + \frac{\partial n}{\partial t} \right) \quad (3)$$

( $\mathbf{J}$ : current density, R: recombination rate, G: generation rate)

and the corresponding transport equations

$$\mathbf{J}_p = -e \mu_p p \nabla \varphi - kT \mu_p \nabla p \quad (4)$$

$$\mathbf{J}_n = -e \mu_n n \nabla \varphi - kT \mu_n \nabla n \quad (5)$$

( $\mu_p$ ,  $\mu_n$  hole and electron mobility).

The dynamic simulation is done by using Mock's procedure [17]. For a final comparison with known data we compared the calculated transit frequencies ( $f_T$ ) and the maximum frequency of oscillation ( $f_{max}$ ) with data taken from measurement. At a certain bias point, a voltage step is applied to the gate and the transit behavior is calculated, until the stationary solution is reached. Then the output transient is generated in the same way. We computed the complex conductance parameters as follow:

$$\begin{aligned} \Re \{ \mathbf{y}^{i+1}(\omega) \} = & \\ \Re \{ \mathbf{y}^i(\omega) \} + \frac{\Delta I^i}{\Delta U} & \left[ \cos(\omega T^i) \cdot \frac{\sin(\omega \Delta t^i)}{\omega \Delta t^i} \right. \\ & \left. + \sin(\omega T^i) \cdot \frac{\cos(\omega \Delta t^i) - 1}{\omega \Delta t^i} \right] \end{aligned} \quad (6)$$

$$\begin{aligned} \Im \{ \mathbf{y}^{i+1}(\omega) \} = & \\ \Im \{ \mathbf{y}^i(\omega) \} - \frac{\Delta I^i}{\Delta U} & \left[ \sin(\omega T^i) \cdot \frac{\sin(\omega \Delta t^i)}{\omega \Delta t^i} \right. \\ & \left. - \cos(\omega T^i) \cdot \frac{\cos(\omega \Delta t^i) - 1}{\omega \Delta t^i} \right] \end{aligned} \quad (7)$$

On the basis of these elements the current gain  $h_{21}$ , the maximum available gain (MAG) and the maximum stable gain (MSG) can be calculated [18]:

$$h_{21} = \left| \frac{\mathbf{y}_{21}}{\mathbf{y}_{11}} \right| \quad (8)$$




Fig. 1.  $\pi$ -elements of the conductance matrices




Fig. 2. Equivalent circuit elements

$$\text{MSG} = \left| \frac{\mathbf{y}_{21}}{\mathbf{y}_{12}} \right| \quad (9)$$

$$\text{MAG} = \left| \frac{\mathbf{y}_{21}}{\mathbf{y}_{12}} \right| \cdot \left( k - \sqrt{k^2 - 1} \right)$$

$$k = \frac{2\Re\{\mathbf{y}_{11}\}\Re\{\mathbf{y}_{22}\} - \Re\{\mathbf{y}_{12}\}\Re\{\mathbf{y}_{21}\}}{|\mathbf{y}_{22} \mathbf{y}_{21}|} \quad (10)$$

Fig 1 shows the relationship between the conductance matrix elements and the equivalent circuit elements. The comparison of the elements of the intrinsic MOSFET and the conductance matrices shows the dependency of the two schematics. To get the small signal elements we split the real and imaginary part of the complex conductances. Fig. 2 shows such a schematic. The current of the voltage controlled sources are calculated as follows:

$$i_d = U'_{gs} g_m e^{-j\omega\tau_1} \quad (11)$$

$$i_b = U'_{bs} g_{mb} e^{-j\omega\tau_2} \quad (12)$$

The determination of the parasitic elements is similar to the determination of the intrinsic elements.




Fig. 3. Combined equivalent circuit elements




Fig. 4. Used MOSFET structure

For the calculation of the intrinsic elements, the substrate contact (B) was clamped to  $V_{bs} = 0V$ . To get the parasitic elements, we clamped the gate contact to a certain bias point and applied the input transient to the substrate contact. The comparison between the intrinsic and parasitic elements of the MOSFET shows great similarity. With this assumption it is possible to calculate the parasitic elements in the same way. The elements between drain and source are in this case negligible compared to the intrinsic parameters.

Under the condition that the bias points of the source and drain contacts in both simulations are the same, we can combine the two equivalent circuits. The result is shown in Fig. 3

### 3. Simulation and Results

For our investigation we have chosen a  $0.35\mu\text{m}$  CMOS mixed signal technology. We used transistors with a gate width of  $20\mu\text{m}$  and a separate substrate connection similar to the cross section shown in Fig 4.

The general basis of our investigations include doping profiles from a technology simulator and also




Fig. 5. Impurity densities of the n-channel-LDD regions




Fig. 6. Output characteristics n-MOSFET




Fig. 7. Output characteristics p-MOSFET

	$r_{gs}$ [ $\Omega$ ]	$C_{gs}$ [fF]	$r_{gd}$ [ $\Omega$ ]	$C_{gd}$ [fF]
n	64	20	$\approx 0$	2.3
p	165	17	$\approx 0$	2.3
	$C_{ds}$ [fF]	$g_d$ [mS]	$g_m$ [mS]	$\tau$ [ps]
n	16	0.22	4.3	1.33
p	9.3	0.15	2.0	2.0
	$r_{bs}$ [ $\Omega$ ]	$C_{bs}$ [pF]	$r_{bd}$ [ $\Omega$ ]	$C_{bd}$ [pF]
n	94	30	144	16
p	83	13	72	6

Table 1. Equivalent circuit elements, valid up to 10GHz




Fig. 8. Resistors for the equivalent circuit at  $V_{gs} = 2V$  and  $V_{ds} = 3V$

lab measurements. For describing the doping profile within our simulation we used the Gaussian distribution for ion implantations [19]. The generated doping profiles (Fig. 5) were compared with the data from the process simulation and with additional measurements.

For adjusting the simulator to the technology, the transfer and output characteristics are computed and compared with measurements. The results of this static analysis are shown in Fig. 6 and 7.

We also calculated and measured the frequency characteristics. For the n-MOSFET we got in both cases a  $f_T$  of 32GHz and a  $f_{max}$  of 48GHz. The calculated results for the p-MOSFET are  $f_T = 17GHz$  and  $f_{max} = 38GHz$ . This step was included to verify the frequency behavior of the MOSFETs. After the verification of the model, we calculated the equivalent circuit elements. As an example of the results of the frequency calculation, the resistors of the in-




Fig. 9. Forward transconductance of the substrate source at  $V_{gs} = 2V$  and  $V_{ds} = 3V$




Fig. 10. Time delay of the substrate source at  $V_{gs} = 2V$  and  $V_{ds} = 3V$

trinsic and parasitic part are included (Fig. 8). This figure shows good linearity in the area below 10GHz. The other linear equivalent circuit elements in these area are listed in table 1.

The influence of the current source is small. As shown in Fig. 9, the control factor is about 10 times lower than the control factor of the voltage controlled source of the gate. This means, the current through the MOSFET is mainly defined by the voltage controlled current source of the gate. Additionally, the time delay (shown in Fig. 10) is much larger than the time delay of the gate current source.

Not negligible is the substrate resistance  $r_{dsb}$ . As shown in Fig. 11, the resistance of the n-MOSFET shows no valid data above 10GHz. Below this border the resistance is at least twice higher than the equivalent source drain resistance in the gate sector. The frequency behavior of the  $r_{dsb}$ -resistance limits




Fig. 11. Substrate resistance vs. frequency at  $V_{gs} = 2V$  and  $V_{ds} = 3V$

the equivalent circuit model for the n-MOSFET up to 5GHz. The model of the p-MOSFET is valid at least to 10GHz.

Further investigations should take a look at the resistor  $r_{dsb}$ . It shows a strong influence on the channel conductance.

## 4. Conclusion

Numerical simulations of n- and p-channel MOS transistors have been used to predict the high frequency behavior of such devices in a 0.35 $\mu$ m mixed signal CMOS technology. The simulator was tuned by utilizing static FET characteristics. A small signal model considering the substrate effect is proposed. The predicted transit frequency for n- and p-MOSFETs exhibit a good agreement with measurements.

## 5. Acknowledgements

The authors wish to thank L. Göpfert and B. Frede for their advice. They would also like to thank AMI Semiconductor, Inc. in Pocatello, Idaho for providing measurements of doping profiles.

## References

- [1] T. Manku, *Microwave CMOS-Devices and Circuits*, IEEE Custom Integrated Circuit Conference, 1998.
- [2] T. E. Kolding, *Review of RF CMOS Performance and Future Process Innovations*, Tech. Rep., RF Integrated Systems & Circuits group, Institute of Electronic Systems, Aalborg University, Denmark, Oct. 1998.
- [3] S. C. Williams, R. B. Hulfachor, K. W. Kim, M. A. Littlejohn, and W. C. Holton, *Scaling Trends for Device Performance and Reliability in Channel Engineered n-MOSFET's*, IEEE Transaction on Electron Devices, vol. 45, no. 1, pp. 254–260, Jan. 1998.
- [4] V. R. J. Vanoppen, J. A. M. Geelen, and D. B. M. Klaassen, *The High-Frequency analogue performance of MOSFETs*, in *International Electron Device Meeting*. IEEE, 1994, pp. 173–176.
- [5] T. Manku, *Microwave CMOS - Device Physics and Design*, IEEE Journal of Solid State Circuits, vol. 34, no. 3, pp. 277–285, Mar. 1999.
- [6] D. R. Pehlke, M. Schröter, A. Burstein, M. Matlaubian, and M. F. Chang, *High-Frequency Application of MOS Compact Models and their Development for Scalable RF Model Libraries*, in *IEEE 1998 Custom Integrated Circuit Conference*. IEEE, 1998, pp. 219–223.
- [7] G. Dambrairie, A. Cappy, F. Heliodore, and E. Playez, *A New Method for Determinating the FET Small-Signal Equivalent Circuit*, IEEE Transactions on Microwave Theory and Techniques, vol. 36, no. 7, pp. 1151–1159, July 1988.
- [8] S. Lee, H. K. Yu, C. S. Kim, J. G. Koo, and K. S. Nam, *A Novel Approach to Extracting Small-Signal Model Parameters of Silicon MOSFET's*, IEEE Microwave and Guided Wave Letters, vol. 7, no. 3, pp. 75–77, Mar. 1997.
- [9] C. C. Enz and Y. Cheng, *MOS Transistor Modelling for RF IC Design*, IEEE Transaction on Solid-State Circuits, vol. 35, no. 2, pp. 186–201, Feb. 2000.
- [10] J.-J. Ou, X. Jin, I. Ma, C. H., and P. R. Gray, *CMOS RF Modelling for GHz Communication ICs*, IEEE Symposium on VLSI Technology, 1998.
- [11] J. Briaire and K. S. Krisch, *Principles of Substrate Crosstalk Generation in CMOS Circuits*, IEEE Transaction on Computer Aided design of Integrated Circuits and Systems, vol. 35, no. 2, pp. 645–653, June 2000.
- [12] T. E. Kolding, *Test Structure for Universal Estimation of MOSFET Substrate Effects at Gigahertz Frequencies*, in *IEEE International Conference On Microelectronic Test Structures*, 2000, pp. 106–111.
- [13] W. Liang, N. Goldsman, I. Mayergoyz, and P. J. Oldinges, *2-D MOSFET Modeling Including Surface Effects and Impact Ionization by Self-Consistent Solution of the Boltzmann, Poisson, and Hole-Continuity Equations*, IEEE Transaction on Electron Devices, vol. 44, no. 2, pp. 257–267, Feb. 1997.
- [14] A. Burkenov, K. Tietzel, and J. Lorenz, *Optimization of 0.18  $\mu$ m CMOS devices by coupled process and device simulation*, Solid-State Electronics, vol. 44, pp. 767–772, 2000.
- [15] W. Klix, R. Dittmann, and R. Stenzel, *Three-dimensional Simulation of Semiconductor Devices*, in *Lecture Notes in Computer Science 796*. 1994, pp. 99–104, Springer-Verlag.
- [16] R. Stenzel, C. Pigorsch, and W. Klix, *Simulation von Nanobauelementen*, Tech. Rep., Physikalisch-Technische Bundesanstalt Braunschweig, 1998, PTB-Bericht F-31.
- [17] M. Mock, *A Time-Dependent Numerical Model of the Insulated Gate Field Transistor*, Solid-State-Electronics, vol. 24, no. 10, pp. 959–966, 1981.
- [18] Pejčinović, *High-Frequency Characterization of Heterojunction Bipolar Transistors Using Numerical Simulation*, IEEE Transaction on Electron Devices, vol. 36, pp. 233–239, 1989.
- [19] HTW Dresden, TU Dresden, *SIMBA-Modelle und Lösungsverfahren*, Jan. 1999.